Add to Reddit
Test Results
CAS 2.5 Results
| Parameters |
Values |
Unit |
| Row Active
Delay (tRAS) |
10 |
Clock Cycles |
| RAS-to-CAS
Delay (tRCD) |
4 |
Clock Cycles |
| Row
Precharge Delay (tRP) |
4 |
Clock Cycles |
| CAS
Latency |
2.5 |
Clock Cycles |
| Stock Voltage |
2.8 |
V |
| Boosted Voltage |
3.0 |
V |
| Memory
Clock |
2.8V |
3.0V |
| 280MHz
/ 560MHz DDR |
Stable |
Stable |
| 284MHz
/ 568MHz DDR |
Stable |
Stable |
| 288MHz
/ 576MHz DDR |
Stable |
Stable |
| 292MHz
/ 584MHz DDR |
Stable |
Stable |
| 296MHz
/ 592MHz DDR |
Stable |
Stable |
| 300MHz
/ 600MHz DDR |
Stable |
Not Stable |
| 304MHz
/ 608MHz DDR |
Stable |
Not Stable |
| 308MHz
/ 616MHz DDR |
Stable |
- |
| 312MHz
/ 624MHz DDR |
Not Stable |
- |
This is the second rating timing for the OCZ PC4800 Platinum Elite Edition modules. As OCZ claimed, they could really hit 600MHz DDR, but only at the lower voltage.
At 2.8V, we actually went above 600MHz and hit a maximum stable clock speed of 616MHz DDR, which is pretty good performance. Of course, the rated timings are quite a bit looser than the standard 2.5-3-3-7 that we would normally test these modules at.
At 3.0V though, the modules failed to hit the rated 600MHz. We only managed to achieve a maximum stable clock speed of 592MHz DDR. Not surprising though, since TCCD memory chips don't seem to like too much voltage.
CAS 3 Results
| Parameters |
Values |
Unit |
| Row Active
Delay (tRAS) |
8 |
Clock Cycles |
| RAS-to-CAS
Delay (tRCD) |
4 |
Clock Cycles |
| Row
Precharge Delay (tRP) |
4 |
Clock Cycles |
| CAS
Latency |
3 |
Clock Cycles |
| Stock Voltage |
2.8 |
V |
| Boosted Voltage |
3.0 |
V |
| Memory
Clock |
2.8V |
3.0V |
| 280MHz
/ 560MHz DDR |
Stable |
Stable |
| 284MHz
/ 568MHz DDR |
Stable |
Stable |
| 288MHz
/ 576MHz DDR |
Stable |
Stable |
| 292MHz
/ 584MHz DDR |
Stable |
Stable |
| 298MHz
/ 596MHz DDR |
Stable |
Stable |
| 300MHz
/ 600MHz DDR |
Stable |
Not Stable |
| 304MHz
/ 608MHz DDR |
Stable |
- |
| 308MHz
/ 616MHz DDR |
Stable |
- |
| 312MHz
/ 624MHz DDR |
Not Stable |
- |
Like all other TCCD-based modules, further increasing the CAS latency didn't help at all. The maximum stable clock speed we managed to achieve remained at 616MHz DDR.
The good news was we managed to get the modules to run a little bit faster at 596MHz when we increased the voltage to 3.0V.
