Read Wait State

Common Options : 0 Cycle, 1 Cycle

Quick Review

This BIOS feature determines how long the memory controller should wait before sending read data to the data requester (i.e. processor, graphics card, etc..).

If this feature is set to 1 Cycle, the memory controller imposes a delay of one clock cycle before the data is sent to the requester. This reduces memory read performance since the memory controller delays the transfer of each piece of requested data by one clock cycle.

If this feature is set to 0 Cycle, the memory controller will transfer read data to the data requester without any delay.

Therefore, it is recommended that you set the Read Wait State to 0 Cycle for better memory read and write performance.

Please note that this may cause system instabilities in certain configurations. When that happens, just reset the value to 1 Cycle.

Support Tech ARP!

If you like our work, you can help support out work by visiting our sponsors, participate in the Tech ARP Forums, or even donate to our fund. Any help you can render is greatly appreciated!